• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Error about extract CDF Parameters of CMOS into Layout

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 12993
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Error about extract CDF Parameters of CMOS into Layout

NGO TAN BINH
NGO TAN BINH over 9 years ago

Hi all
I encountered an error as follow: I divided N-MOS into multipliers ( for example: W=1u, L= 180n and multipliers = 4) but when i turned it into Layout XL, it only displays one N-MOS having W=1u and L = 180n but no additional ones.

I am using IC 615, TSMC 180nm Analog/mix signal Lib

Who can help me with this problem? 
Thanks very much 
Bình.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago
    Check on the VLS XL Options form to see if you have the m-factor parameters set up correctly.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information