Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13622
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

psub and nwell via not present in 90nm layout

PS90

I am using cadence virtuoso version IC 6.1.5.500.15. I am making an analog circuit in 90nm technology. When i started to use layout, i have found that there is no psub metal via and nwell metal via in it (90 nm). These via are present in 180nm technology, but not in 90nm technology. Why? Is there any other method to carry out this problem in 90nm technology specifically. Please reply. Thanks in advance.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.