Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 12907
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Interconnect reliability

rafaelon

Hi friends from Cadence,


I would like to ask you the following questions.

1. Is there any tool to simulate interconnect reliability in schematic level?

2. Is there any tool to simulate the interconnect reliability in layout level?

3. If yes in one above, this tool uses Black Equation?


Thanks,
Regards,

Rafael

  • Hi Rafael,

    We have a couple of tools for doing Electromigration analysis:

    1. Virtuoso EAD (Electrical Aware Design) which offers in-design extraction of partial layouts and electromigration analysis on those partial layouts. Constraints may be set on the schematic for parasitics, and information about currents from each device comes from the schematic simulation and then fed to the partial layout.
    2. Voltus-Fi which is our signoff electromigration/IR drop analysis tool. This works on a DSPF extracted netlist of your complete (LVS clean) design and reports EM and IR issues.

    I've put hyperlinks to the relevant product pages (with datasheets etc) in the above.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.