Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 16507
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Transient simulation accuracy

ymn2009

Hi, 

I am trying to simulate an ADC and while noting all the codes that are generated while applying a ramp input to the system I am getting different results for different simulation time. 

If I am running a 2us transient analysis (with a smaller voltage ramp) I am getting accurate results for the sampled voltage and while running proportional ramp for 10us I am getting different outputs for the region where the voltage ramp is same. Is there some simulation parameter I need to look for. The simulation results for all the accuracy settings (moderate, conservative and liberal) are same. I need to simulate for a 500mV ramp over the time of ~1.6ms. So its impractical to simulate it in chunks of 2us. Can anyone please help in this situation. 

Thanks

ymn2009

Parents
  • ymn2009

    Hello Andrew,


    I am using cadence spectre simulator on cadence2012 virtuoso ADE. I have setup a transient analysis and am trying to note down the voltages that I am running through the ADC and the digital codes that my ADC is generating. When I have a longer simulation time (vis 5+ us) with a longer ramp the codes that I am getting are in the steps of 128 (which is loss of 7bits) where as if I am using a smaller simulation time (viz 2us) I am getting codes as expected.

    I hope I have been able to convey what I am trying to achieve.

    Please let me know of additional information I should give. I am new to the forum and IC design as such.

    Thanks

    Yaman 

Reply
  • ymn2009

    Hello Andrew,


    I am using cadence spectre simulator on cadence2012 virtuoso ADE. I have setup a transient analysis and am trying to note down the voltages that I am running through the ADC and the digital codes that my ADC is generating. When I have a longer simulation time (vis 5+ us) with a longer ramp the codes that I am getting are in the steps of 128 (which is loss of 7bits) where as if I am using a smaller simulation time (viz 2us) I am getting codes as expected.

    I hope I have been able to convey what I am trying to achieve.

    Please let me know of additional information I should give. I am new to the forum and IC design as such.

    Thanks

    Yaman 

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.