• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. "Assertion Failed" in Noise-Aware PLL Simulation

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 3246
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Assertion Failed" in Noise-Aware PLL Simulation

Cod Liang
Cod Liang over 9 years ago

Dear all,

I’ve followed the tutorial of Noise-Aware PLL Design Flow released by Cadence and try to get the phase noise of my PLL.

The VCO+DIVIDER macro model extraction went well with no error. (please see http://imgur.com/WabXwrT)

However, when I moved to PFD+CP extraction, “assertion failed” popped out and the simulation was ceased. (please see http://imgur.com/6DjFyLS, http://imgur.com/Hr9TP7N, http://imgur.com/uRqrS50)

I was almost sure that the instance name and cell name of the port in these testbenches were correct, and PSS/Pnoise setup seemed to be nothing different from that shown in the tutorial.

Could anyone please help me figure out the problem?

 

Simulation environment:

Virtuoso version IC6.1.5-64b.500.15

Spectre version 10.1.1 32bit

MMSIM version 10.11.412

 

If the information I provided is not sufficient enough to clarify the problem, please tell me.

Thanks a lot. :)

 

Liang

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 9 years ago
    On the support site, there's Resources->Rapid Adoption Kits, and then Custom IC and Signoff. Under that, there's a PLL Verification Workshop which covers using a phase--domain modelling approach. However, to get to this, you'll need to sort out the account. Presumably can ask whoever runs the license server in your company, or if you're a University you can look at Support and Training->Cadence University Program at the top of this page to find out how to access support.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 9 years ago
    On the support site, there's Resources->Rapid Adoption Kits, and then Custom IC and Signoff. Under that, there's a PLL Verification Workshop which covers using a phase--domain modelling approach. However, to get to this, you'll need to sort out the account. Presumably can ask whoever runs the license server in your company, or if you're a University you can look at Support and Training->Cadence University Program at the top of this page to find out how to access support.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information