• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Make my own schematic ?

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 14749
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Make my own schematic ?

geo24
geo24 over 9 years ago

Hi Guys,

For my ADC project, I wanna use my own design MOM (Metal-oxide-metal) capacitor. I have draw the layout of MOM cap and it's DRC clean. 

So how can I make a new schematic and corresponding to the new MOM layout ? I want to pass the LVS.

Thank you,

Geo

  • Cancel
  • Quek
    Quek over 9 years ago

    Hi Geo

    You can do it as follows:

    a. Create an empty schematic
    b. Add the appropriate pins. E.g. if the momcap layout contains PLUS, MINUS pins, please also add PLUS and MINUS pins in the schematic
    c. Go to "Create->Cellview->From Cellview" to generate a symbol
    d. The symbol is now ready for use in another schematic for LVS


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    In addition to what Quek says, the biggest issue will be whether your LVS deck recognises the new structure as that device. You might have to add rules to the LVS deck to identify the structure, the pins, and connectivity (and parameters).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • geo24
    geo24 over 9 years ago

    Thank you Quek. I was thinking use a ideal cap from analogLib, but somehow can not make LVS pass. 

    Best regards,

    Yuan

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Quek
    Quek over 9 years ago

    Hi Yuan

    Would you please let us know why LVS did not pass? I think there must be some error/warning in the LVS report file, log file, etc.


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information