• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Liberate not able to characterize at low supply voltage...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13182
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Liberate not able to characterize at low supply voltages

marten
marten over 9 years ago

Hi there,

we would like to characterize standard cells for low supply voltages (e.g. 200mV).
While the same cells get characterized correctly at 1V, they all fail at 300 mV.

For a d latch the follwing kinds of errors occur (even at vdd=600mV) during characterization phase:

Performance statistics for DL_X1: Spectre cpu time = 75.9 seconds, total cpu time = 76.2 seconds, wall clock time = 63.0 seconds.
ERROR (LIB-52): On arc 'DL_X1 CLK f D r setup_falling rise_constraint', the constraint search failed to find a solution within the search range. The cell will be marked as failed and the .lib will contain 'constraint_failed_value'.  To debug, save and review the simulation results using extsim_save_passed and extsim_save_failed. Possible causes include: constraint_delay_degrade too large; constraint_delay_degrade_abstol too large; constraint_search_bound too small. Modify the constraint parameters and rerun.
ERROR (LIB-52): On arc 'DL_X1 CLK f D f setup_falling fall_constraint', the constraint search failed to find a solution within the search range. The cell will be marked as failed and the .lib will contain 'constraint_failed_value'.  To debug, save and review the simulation results using extsim_save_passed and extsim_save_failed. Possible causes include: constraint_delay_degrade too large; constraint_delay_degrade_abstol too large; constraint_search_bound too small. Modify the constraint parameters and rerun.


And when writing out the .lib file, this kind of errors occour for boolean logic:

*Error* (write_library) : Invalid ecsm data found at points indexed at [ 0 1 2 3 4 5 6 7 8 9 10 ] in rise_transition for cell:NAND2_X1 pin:Z related_pin:A when:"". Only the indices without any invalid data will be output to the library for this ecsm waveform!!
The invalid data may be caused by waveform can not reach full power railPlease check the design and/or char option setings


Has anybody else encountered these errors?
I would highly appreciate each hint for solving this issues.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Can you please contact customer support?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • marten
    marten over 9 years ago
    As an academic user, we only have access to the online support database. But maybe you can provide a link to the propper application note ? Regards, Marten
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information