• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Simulation Error in AMS sim. using remote-host

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 14126
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Simulation Error in AMS sim. using remote-host

Jazzytown
Jazzytown over 9 years ago

I simulated using AMS sim.; I used verilog code as digital block, and I import by virtuoso tool's function. Analog part was made by analog design.

When I using AMS sim. in local, the simulation is done well. However, When I use AMS sim. in remote-host, there is an error

I matched bashrc file equally(In remote server and host server), but the problem is not solved.

I used CentOS ver 6.5(final),  MMSIM141, IUS12_2, and I set simulation performance mode as Spectre

************************************************************************************************************

Successfully compiled ('MPW1503_AMS' 'testbench' 'schematic').
Compilation successful.
ncelab: 12.20-s008: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
DEFINE DESKEW_DIGITAL /net/cosmos/data2/kilby/kjy/opus_126th/DESKEW_DIGITAL
|
ncelab: *W,DLCLAP (/net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib,122): cds.lib Same file has different definitions for library 'library DESKEW_DIGITAL from /net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib line 122, redefines
library DESKEW_DIGITAL from same file line 56 defined earlier.' (continuing with last specified path).
Elaborating the design hierarchy:
Discipline resolution Pass...
.hold(hold), .PD(PD)
|
ncelab: *W,CUVMPW (/net/iSERV1409/data/kilby/kdy/opus/SS65/MPW1503_AMS/global_detector/verilog/verilog.v,404|42): port sizes differ in port connection (40/1).
.hold(hold), .PD(PD)
|
ncelab: *W,CUVMPW (/net/iSERV1409/data/kilby/kdy/opus/SS65/MPW1503_AMS/global_detector/verilog/verilog.v,415|42): port sizes differ in port connection (40/1).
.hold(hold), .PD(PD)
|
ncelab: *W,CUVMPW (/net/iSERV1409/data/kilby/kdy/opus/SS65/MPW1503_AMS/global_detector/verilog/verilog.v,424|42): port sizes differ in port connection (40/1).
.hold(hold), .PD(PD)
|
ncelab: *W,CUVMPW (/net/iSERV1409/data/kilby/kdy/opus/SS65/MPW1503_AMS/global_detector/verilog/verilog.v,433|42): port sizes differ in port connection (40/1).
Doing auto-insertion of connection elements...
Building instance overlay tables: .................... Done
Generating native compiled code:
DEFINE DESKEW_DIGITAL /net/cosmos/data2/kilby/kjy/opus_126th/DESKEW_DIGITAL
|
ncvlog_cg: *W,DLCLAP (/net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib,122): cds.lib Same file has different definitions for library 'library DESKEW_DIGITAL from /net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib line 122, redefines
library DESKEW_DIGITAL from same file line 56 defined earlier.' (continuing with last specified path).
MPW1503_AMS.CLK_control_center:verilog <0x0e9ccff9>
streams: 66, words: 22156
MPW1503_AMS.D_FF_include_part:verilog <0x24fab2f1>
streams: 2, words: 322
MPW1503_AMS.D_FF_include_part_local:verilog <0x28d125c2>
streams: 3, words: 689
MPW1503_AMS.D_I2C_PAD:schematic <0x7257305f>
streams: 0, words: 0
MPW1503_AMS.DigitalDLL_digital_part_MPW1503:verilog <0x6655e192>
streams: 2, words: 303
MPW1503_AMS.I2C:verilog <0x46588d81>
streams: 73, words: 23580
MPW1503_AMS.I2C_RX:verilog <0x4e9f83bc>
streams: 29, words: 12632
MPW1503_AMS.LOCAL_DS_rev2:verilog <0x74827acd>
streams: 39, words: 6953
MPW1503_AMS.LTPfinder:verilog <0x579f1a81>
streams: 4, words: 3231
MPW1503_AMS.all_and:verilog <0x3b210f42>
streams: 1, words: 4324
MPW1503_AMS.average_code:verilog <0x3679e14d>
streams: 32, words: 9410
MPW1503_AMS.decoder:verilog <0x1cf55a1d>
streams: 60, words: 24643
MPW1503_AMS.diff_find:verilog <0x6b78e4c7>
streams: 4, words: 5142
MPW1503_AMS.distin_done:verilog <0x677e0549>
streams: 7, words: 1880
MPW1503_AMS.dly_controller:verilog <0x12648431>
streams: 109, words: 29378
MPW1503_AMS.global_decoder:verilog <0x40158d32>
streams: 2, words: 3934
MPW1503_AMS.global_detector:verilog <0x1dda961e>
streams: 1, words: 742
MPW1503_AMS.mux_16to1_binary:verilog <0x191470c6>
streams: 17, words: 4561
MPW1503_AMS.muxc:verilog <0x1dfa347b>
streams: 3, words: 470
MPW1503_AMS.prbs_16bit:verilog <0x267a7a1c>
streams: 36, words: 15086
MPW1503_AMS.thermal2binary:verilog <0x47ed58c4>
streams: 35, words: 10645
connectLib.E2L_2:module <0x5a2d6f37>
streams: 6, words: 4724
connectLib.L2E_2:module <0x7ef5b894>
streams: 3, words: 1414
Loading native compiled code: .................... Done
Building instance specific data structures.
Design hierarchy summary:
Instances Unique
Modules: 93484 333
Registers: 12693 125
Scalar wires: 10638 -
Expanded wires: 1864 165
Vectored wires: 361 -
Always blocks: 10921 52
Initial blocks: 3297 10
Cont. assignments: 4653 42
Pseudo assignments: 1300 33
Interconnect: 93420 -
Simulation timescale: 100ps
Writing initial simulation snapshot: MPW1503_AMS.AMS_config:config
ncelab: Memory Usage - 30.1M program + 218.5M data = 248.5M total
ncelab: CPU Usage - 1465.2s system + 350.7s user = 1815.9s total (5696.5s, 31.9% cpu)
Successfully elaborated ("MPW1503_AMS" "AMS_config" "config").
ncsim: 12.20-s008: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
DEFINE DESKEW_DIGITAL /net/cosmos/data2/kilby/kjy/opus_126th/DESKEW_DIGITAL
|
ncsim: *W,DLCLAP (/net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib,122): cds.lib Same file has different definitions for library 'library DESKEW_DIGITAL from /net/iSERV1409/data/kilby/kdy/opus/SS65/cds.lib line 122, redefines
library DESKEW_DIGITAL from same file line 56 defined earlier.' (continuing with last specified path).
Loading snapshot MPW1503_AMS.AMS_config:config .................... Done
Starting analog simulation engine...
AMSD: Using spectre solver with arguments: +parasitics +mt=8.

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 12.1.0.399.isr5 32bit -- 25 Feb 2013
Copyright (C) 1989-2013 Cadence Design Systems, Inc. All rights reserved
worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
Cadence Design Systems, Inc. All others are the property of their
respective holders.

Protected by U.S. Patents:
5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238;
6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964;
6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839;
6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782;
7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
Security, Inc.

User: kdy Host: HYDRA HostID: 7F0100 PID: 59745
Memory available: 21.8745 GB physical: 67.4459 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2690 v3 @ 2.60GHz


Analog Kernel using -ANALOGCONTROL
/net/iSERV1409/data/kilby/kdy/simulation/MPW1503_AMS/AMS_config/adexl/results/data/Interactive.24/1/MPW1503_AMS:testbench:1/netlist/amsControlSpectre.scs.

Warning from spectre during command-line options checking.
WARNING (SPECTRE-402): RC reduction option "+parasitics" is ignored since
it is only available for APS.

Reading file:
/net/iSERV1409/data/kilby/kdy/simulation/MPW1503_AMS/AMS_config/adexl/results/data/Interactive.24/1/MPW1503_AMS:testbench:1/netlist/amsControlSpectre.scs
Compiling ahdlcmi module library.

Error found by spectre during circuit read-in.
ERROR (VACOMP-1008): Cannot compile ahdlcmi module library. Check the log
file
amsControlSpectre.ahdlSimDB//4688_conn_source_connectLib_E2L_2_module_verilog.vams.connectLib__E2L_2__module__0x10000001_behavioral.ahdlcmi/Linux/../ahdlcmi.out
for details. If the compiler ran out of memory, use 'setenv
CDS_CMI_COMPLEVEL 0', and try again. If the reason for the failure was
a syntax error, contact your Cadence Customer Support representative
with the netlist, log files, behavioral model files, and any other
information that can help identify the problem.

Time for NDB Parsing: CPU = 14.8827 s, elapsed = 30.8642 s.
Time accumulated: CPU = 14.8827 s, elapsed = 30.8642 s.
Peak resident memory used = 240 Mbytes.

ncsim>
ncsim> # This is the NC-SIM(R) probe command file
ncsim> # used in the AMS-ADE integration.
ncsim>
ncsim>
ncsim> #
ncsim> # Database settings
ncsim> #
ncsim> if { [info exists ::env(AMS_RESULTS_DIR) ] } { set AMS_RESULTS_DIR $env(AMS_RESULTS_DIR)} else {set AMS_RESULTS_DIR "../psf"}
../psf
ncsim> database -open ams_database -into ${AMS_RESULTS_DIR} -default
Created default SHM database ams_database
ncsim>
ncsim> #
ncsim> # Probe settings
ncsim> #
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[3]}
Created probe 1
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[2]}
Created probe 2
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[1]}
Created probe 3
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[0]}
Created probe 4
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[7]}
Created probe 5
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[6]}
Created probe 6
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[5]}
Created probe 7
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.out[4]}
Created probe 8
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2CRX_clk}
Created probe 9
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2CRX_reset}
Created probe 10
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2CRX_hold}
Created probe 11
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2C_CK}
Created probe 12
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2C_rst}
Created probe 13
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2C_hold}
Created probe 14
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I2C_transf}
Created probe 15
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.net019}
Created probe 16
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.net050}
Created probe 17
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.FB_REF_CK}
Created probe 18
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.PLL_CK_OUT}
Created probe 19
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.DQ[0]}
Created probe 20
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.DQ[1]}
Created probe 21
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.DQ[2]}
Created probe 22
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N2[4]}
Created probe 23
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N2[3]}
Created probe 24
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N2[2]}
Created probe 25
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N2[1]}
Created probe 26
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N2[0]}
Created probe 27
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N0[4]}
Created probe 28
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N0[3]}
Created probe 29
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N0[2]}
Created probe 30
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N0[1]}
Created probe 31
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N0[0]}
Created probe 32
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N1[4]}
Created probe 33
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N1[3]}
Created probe 34
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N1[2]}
Created probe 35
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N1[1]}
Created probe 36
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.N1[0]}
Created probe 37
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L0[3]}
Created probe 38
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L0[2]}
Created probe 39
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L0[1]}
Created probe 40
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L0[0]}
Created probe 41
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L1[3]}
Created probe 42
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L1[2]}
Created probe 43
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L1[1]}
Created probe 44
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L1[0]}
Created probe 45
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L2[3]}
Created probe 46
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L2[2]}
Created probe 47
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L2[1]}
Created probe 48
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.L2[0]}
Created probe 49
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.PLL_CK1}
Created probe 50
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.PLL_CKB1}
Created probe 51
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.T_PLL_CKB[10]}
Created probe 52
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.T_PLL_CK[10]}
Created probe 53
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.net020}
Created probe 54
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.OUT[31]}
Created probe 55
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.OUT[32]}
Created probe 56
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.OUT[33]}
Created probe 57
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.OUT[34]}
Created probe 58
ncsim> probe -create -tasks -emptyok -database ams_database {testbench.I0.DATAU0}
Created probe 59
ncsim> probe -create -tasks -emptyok -database ams_database -aicms -all -depth all {testbench}
Created probe 60
ncsim>
ncsim> run

Time for parsing: CPU = 759.884 ms, elapsed = 15.3319 s.
Time accumulated: CPU = 15.6426 s, elapsed = 46.1961 s.
Peak resident memory used = 260 Mbytes.


Warning from spectre.
WARNING (SPECTRE-135): No analysis specified.

ncsim: *E,RNALER: Simulation terminated due to analog error.
Memory Usage - 22.4M program + 380.4M data = 402.8M total
CPU Usage - 0.7s system + 14.9s user = 15.6s total (32.8% cpu)
ncsim> exit
ncsim: Memory Usage - 22.4M program + 376.0M data = 398.4M total
ncsim: CPU Usage - 1.0s system + 15.3s user = 16.3s total (48.1s, 33.9% cpu)
Failed to simulate ("MPW1503_AMS" "AMS_config" "config").

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information