• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Identical reference and compared psf to amsDmv

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 3493
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Identical reference and compared psf to amsDmv

FormerMember
FormerMember over 9 years ago

Hello everyone,

So I have this verilogams testbench, which is automatically generated and run through an /also automatically generated/ ocean script. The instantiations in the testbench refer to a schematic cell and its corresponding veriloga model. I want to perform an automated comparison after that using amsDmv, which means I have to feed the psf data that are outputed from the simulation into amsDmv. I'm still trying to learn my way through the tool itself to figure out how it works then I shall automate the whole thing with Skill commands or something.

That being said, the problem is...

I only have ONE psf data available for the simulation, however the comparator needs two DIFFERENT psf data, I mean two different paths. I thought I would give it an empty path but it gives an error which is understandable.

One solution is to copy the psf data to another directory and use them both but then I will just double the number of the same signals, to do this one can simply perform a cp operation from the shell or let the ocean script saves the results in two different locations /I still don't know if this can be done!!/

The second one is to run the simulation twice, once to output the data from the schematic and twice from the veriloga and each into a different location

Do you have a third, more practical?, workaround?

Thanks,

Sherif

  • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 9 years ago
    How about creating a symbolic link ("ln -s" in Unix) instead of copying the file (or directory)?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • FormerMember
    FormerMember over 9 years ago
    Thanks Frank for your input, apparently any copy/duplicating workaround is not going to work because it will then compare identical signals to each other. I think the most making sense solution here is either run the simulation twice or separate the test bench for both the schematic and the veriloga.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information