• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Running an external shell script from within a Verilog-a...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13550
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Running an external shell script from within a Verilog-a block

mwb1
mwb1 over 8 years ago

Hi,


I use a perl script that calculates the parasitics for an inductor; you give it the topology and it spits out  a pi-model to include parasitics. How can I run this script from within virtuoso and have it dynamically update part of my circuit? Im guessing I wrap it up in a verilog-a block? Ideally, Id like to do something like this:

1) create a verilog-a block that takes one argument, inductance.

2) In the verilog-a is the pi-model with default values.

3) When I "netlist", the verilog-a "calls" a script that updates the values.

Can I do this all from ADE? I know I can get away with something similar with an ocn script, Im very familiar with using those but I need this solution to be gui driven because the other people using it are afraid of the command-line.

Thanks

Matt

  • Cancel
Parents
  • chanakaya
    chanakaya over 8 years ago

    Hi Matt,

    I don't think the way to do this is through verilogA. For one, verilogA code is directly passed to simulator and nothing invokes it at 'netlisting' stage. What you might want to try is to

    1. Have the pi model in schematic with default values.
    2. Modify the values to this pi model components during net listing stage.

    You can call custom functions during net listing. This function can call your external Perl script and then populate the pi model appropriately. Look for documentation on asiChangeFlowchartStep function and to add your own function during netlisting.

    Hope this helps.

    --at

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • chanakaya
    chanakaya over 8 years ago

    Hi Matt,

    I don't think the way to do this is through verilogA. For one, verilogA code is directly passed to simulator and nothing invokes it at 'netlisting' stage. What you might want to try is to

    1. Have the pi model in schematic with default values.
    2. Modify the values to this pi model components during net listing stage.

    You can call custom functions during net listing. This function can call your external Perl script and then populate the pi model appropriately. Look for documentation on asiChangeFlowchartStep function and to add your own function during netlisting.

    Hope this helps.

    --at

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information