• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. how to add lvsIgnore property to a cell made by myself.

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 17320
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to add lvsIgnore property to a cell made by myself.

chqian
chqian over 8 years ago

how to add lvsIgnore property to a cell made by myself.

thanks

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    First of all, please read the forum guidelines. These tell you not to post the same question in more than one forum - this question  you posted twice in the mixed signal forum and once in this forum. I attempted to merge the two in the mixed-signal forum but this seems to have just resulted in one of the duplicates being deleted.

    Isn't this just CIW->Tools->CDF->Edit CDF?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • chqian
    chqian over 8 years ago

    In fact I try this ,but when I export cdl, this cell still there.

    I use" Name: lvsIgnore  Prompt:  lvsIgnore type:boolean  Default Value: true"

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    I just tried this, and it worked fine. A couple of questions:

    1. Did you select "Base" as the CDF Layer when editing the CDF? You need to do that otherwise the change won't get saved.
    2. Are you using the Analog netlisting mode? (what does the SKILL function cdsGetNetlistMode() return?)

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • chqian
    chqian over 8 years ago
    Yes I use "Base" and Analog netlisting mode.
    But when I export CDL "File->export->CDL" I still get this subckt.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    OK, I didn't realise you were doing it on a hierarchical component rather than a leaf cell. If you do that, it omits the instance line, but still netlists the underlying schematic as a .subckt - it just wouldn't be referenced.

    If you don't want it to appear at all, what I'd suggest is going to the library manager, and copying the symbol view for the block you wish to ignore to be called "auCdl", and then open the auCdl view for edit, and add a cellView property (Edit->Properties->CellView in the symbol editor) and then adding a boolean property called "lvsIgnore" with value t.

    Then the instance and the definition won't appear.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information