• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Import from Synopsys IC Compiler to Virtuoso

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 134
  • Views 21381
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Import from Synopsys IC Compiler to Virtuoso

MoMiner1870
MoMiner1870 over 9 years ago

Hello all, I have a full chip design in Synopsys IC Compiler.  

I need to import it into Virtuoso.  What is the best way to do this? GDSII or something else?

Thanks!

  • Cancel

Top Replies

  • Andrew Beckett
    Andrew Beckett over 9 years ago +1
    It depends on what you want to do with it. LEF and DEF would retain more connectivity information, so that may be a better route than using Stream (aka GDSII). Regards, Andrew.
  • MoMiner1870
    MoMiner1870 over 9 years ago +1
    Thanks Andrew, what we ultimately need to do is take our Synopsys design and combine it with other chips that are in Virtuoso and then stream out one final GDSII file with all chips included. So no further…
  • Andrew Beckett
    Andrew Beckett over 9 years ago +1
    Sounds as if GDSII would be sufficient in that case. Regards, Andrew.
Parents
  • MoMiner1870
    MoMiner1870 over 9 years ago
    Thanks Andrew, what we ultimately need to do is take our Synopsys design and combine it with other chips that are in Virtuoso and
    then stream out one final GDSII file with all chips included. So no further manipulation is needed on the Synopsys chip other than to place it next to
    other chips in the layout.
    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • MoMiner1870
    MoMiner1870 over 9 years ago
    Thanks Andrew, what we ultimately need to do is take our Synopsys design and combine it with other chips that are in Virtuoso and
    then stream out one final GDSII file with all chips included. So no further manipulation is needed on the Synopsys chip other than to place it next to
    other chips in the layout.
    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
  • maronline
    maronline over 7 years ago in reply to MoMiner1870

    Hi MoMiner1870, have you successfully done this? Do you have any step by step documentations on how to do it? I am very new in chip integration and step by step documentations are very helpful. Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information