• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. layout xl automatic routing of the gate

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13632
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

layout xl automatic routing of the gate

nicola91it
nicola91it over 8 years ago

Hi to everyone.

I am working at the layout of a cellview and I am using DFM rules. If I edit the properties of transistors I can select to automatically place the contacts on the poly for the gate: however, this determines only one contact and the DFM doesn't allow only one contact for M1_PO, in order to avoid high Rc. So. it seems that in my case I have to route all the gates manually. Is there any option to avoid all this effort? Thanks and regards.

Nicola

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    This is going to be a function of how the "DFM" option has been implemented in the PCell for the device for the specific PDK you're using; it's not a Cadence-supplied setting, but a customisation from the foundry. So you need to contact the foundry to understand what the options are.

    You could potentially use the wire editor (or router) in VLS XL to do this, telling it you want a minimum number of cuts as 2 in the wire assistant, but I'm not sure that's what you're asking here - this would then be a semi-automatic option. If you want it done by the device itself, you'll need to contact the foundry as it's their PDK that is behaving this way.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    This is going to be a function of how the "DFM" option has been implemented in the PCell for the device for the specific PDK you're using; it's not a Cadence-supplied setting, but a customisation from the foundry. So you need to contact the foundry to understand what the options are.

    You could potentially use the wire editor (or router) in VLS XL to do this, telling it you want a minimum number of cuts as 2 in the wire assistant, but I'm not sure that's what you're asking here - this would then be a semi-automatic option. If you want it done by the device itself, you'll need to contact the foundry as it's their PDK that is behaving this way.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information