• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. auto sim with multiple dspf files for the same block

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 15694
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

auto sim with multiple dspf files for the same block

Karev11
Karev11 over 8 years ago

Hi,


Is there a way to automate sims that replace same block with multiple dspf files?


thanks,

Kevin

  • Cancel
Parents
  • Karev11
    Karev11 over 8 years ago
    Thanks Andrew for the reply.

    I tried the 2nd method as you mentioned. Not exactly sure what should be placed in the dspf view, I simply put the path to my dspf.gz file and it doesn't seem working. There's netlist error:

    ERROR (OSSHNL-381): Missing or corrupt .oa file in cellview 'lib_A/cell_A/dspf_rcworst'. The OSS netlister can only
    process cellviews that have a valid .oa file. This file can be created by
    either importing the cellview using tools like 'Verilog In' or 'VHDL IN', or by
    opening and writing the text file in the Library Manager.

    Also, in setup->sim files, I often specify port order = spf, buf delimiter ="<> []", how should these be included into the dspf view?

    Thanks,
    Kevin
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Karev11
    Karev11 over 8 years ago
    Thanks Andrew for the reply.

    I tried the 2nd method as you mentioned. Not exactly sure what should be placed in the dspf view, I simply put the path to my dspf.gz file and it doesn't seem working. There's netlist error:

    ERROR (OSSHNL-381): Missing or corrupt .oa file in cellview 'lib_A/cell_A/dspf_rcworst'. The OSS netlister can only
    process cellviews that have a valid .oa file. This file can be created by
    either importing the cellview using tools like 'Verilog In' or 'VHDL IN', or by
    opening and writing the text file in the Library Manager.

    Also, in setup->sim files, I often specify port order = spf, buf delimiter ="<> []", how should these be included into the dspf view?

    Thanks,
    Kevin
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information