• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Coupling vs. Decoupling Extraction vs. Silicon Results

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14736
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Coupling vs. Decoupling Extraction vs. Silicon Results

Johanny Saenz
Johanny Saenz over 8 years ago

Hi all.

I'm simulating an extracted view for a R-DAC. On my simulations results I'm seeing differences on DAC settling time between coupling and decoupling cases up to 20ns. 

 What  would be the extraction method that best fit with Silicon Results? 

My reasoning says me that coupling will be the most realistic because on decoupling method the capacitances are equally sum  and tied from each node to ground.

I think that decoupling extraction is more used to reduce computational effort.

Thanks!

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Generally coupled capacitances will be more accurate; decoupling is good to simply represent the load on each net, but removes the interaction between signals (often it's fine for more digital-centric circuits than for analog). It doesn't general make much difference to the effort needed to extract the parasitics because it's usually a post-processing step to lump the capacitance, but it potentially makes the simulation effort lower.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Generally coupled capacitances will be more accurate; decoupling is good to simply represent the load on each net, but removes the interaction between signals (often it's fine for more digital-centric circuits than for analog). It doesn't general make much difference to the effort needed to extract the parasitics because it's usually a post-processing step to lump the capacitance, but it potentially makes the simulation effort lower.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information