Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14981
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Transient Simulation of AMS gives convergence error

ashrafSazid

Hi,

I need to run a AMS simulation for a testbench that contains VerilogA block,  functional block (Verilog) and Transistor level schematics. From the Figure below you can have a look:

Here, The Input block is modelled in VerilogA, both CTRL and COI are in VerilogD and DelSig is in transistor level. Those views are selected in Config view for AMS simulation. When the AMS simulation is run, it gives an error that says -  ERROR (SPECTRE-16192): No convergence achieved with the minimum time step specified. Last acceptable solution computed at 1.00049 ns.

Can anybody please provide me a solution to solve this error? I am logged and cannot proceed further.

Thanks,

Ashraful

Parents
  • Andrew Beckett

    There's not really enough information to go on here - it would be hard without seeing more detail. Can you contact customer support?

    Regards,

    Andrew.

Reply
  • Andrew Beckett

    There's not really enough information to go on here - it would be hard without seeing more detail. Can you contact customer support?

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.