• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to store a value/Store function in Verilog-A/AMS

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 2023
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to store a value/Store function in Verilog-A/AMS

Hasan91
Hasan91 over 8 years ago

Hello guys,

I have been looking for a storage element or something like that (in Verilog-AMS/A) so that I can keep the output value of my circuit forever, after one-time simulation. 

I think it is very similar to a ROM or OTP. So I was wondering if anyone has implemented a ROM/OTP in Verilog-A/AMS and I would appreciate it if you could share it with me.

I couldn't find a proper function for saving a value in Verilog-AMS/A. The output value will be lost after rerunning or say turning the power supply off. 

Thank you in advance.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    What do you mean by "forever"? You mean for the rest of the simulation? Or for every simulation you run after that? It's an odd request if the latter; if the former that's just a variable in VerilogAMS so I assume it can't be anything that straightforward (look at any model for a flip flop or register in Verilog).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hasan91
    Hasan91 over 8 years ago

    Thank you very much, Andrew.
    Let me put it this way, maybe I can explain better. I have two different blocks/circuits, let's call them X and Y. I want to save the output of X in a file so then later I can use it when I simulate circuit Y.
    X and Y are separate circuits and I cannot simulate them simultaneously.  I only simulate X one time but I simulate Y several times (different corners). Basically, X provides an initial condition for Y and I want to use the same condition for all simulations.

    I am looking for a function or something in Verilog-a that can store the output(s) in a logfile. 




    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information