Stats

  • Locked Locked
  • Replies 0
  • Subscribers 126
  • Views 13471
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Modifying extracted netlist for post layout simulation

Hasan91

Hello, 

I wanted to modify my extracted netlist and replace some transistors with their Verilog-a models. I have tried but it gave some error as "the cellview was modified..."  (I cannot specify Verilog-a model is used in config view) 

I appreciate your help on this matter. 

Thanks.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.