• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Reg channel length in gpdk045

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 13069
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reg channel length in gpdk045

Pasupathy KR
Pasupathy KR over 8 years ago

Dear Andrew,

I am using gpdk045 MOSFET transistor in cadence Schematic editor. Here 45nm is the technology node or gate length ?. I require to know both the gate length (Lg) and effective channel length (Lch) of the MOSFET. Could you please give some information on this?

Note : Lch = Lg-2Xd,

Xd - lateral diffusion from Source/Drain.

Thanks and Regards,

K. R. Pasupathy

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information