• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Printing Corner Analysis information using VerilogA mod...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12653
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Printing Corner Analysis information using VerilogA module

ashrafSazid
ashrafSazid over 8 years ago

Hi,

Is there any option to print the information of process corner using verilogA module?

I am actually using a verilogA module to print some of my simulation result to a file ($fstrobe). But when I do corner analysis I have several files all are saved in same directory for convenience. But I want to print which corner produces which files to sort out. Is there any possibility?

Please help.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information