Stats

Locked Locked
Replies 12
Subscribers 127
Views 18262
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Marking nets in cadence showing shorts

HI ,

When I am trying to mark nets in cadence to verify routing i am am seeing shorts. Cadence version is IC6.1.7-64b-500.7 . Marking the nets is also highlighting other unconnected nets, but LVS is going clean so there is no physical connection b/w them. Is there any way to solve this issue or any work around.

Regards

Anand Mohan

anandmohan over 8 years ago

Hi Marc,

If I enable only single metal at a time it is working. But my requirement is to obtain a power plot of supply nets, which need all the metal to be enabled. Thanks you for your time

Regards
Anand
Cancel
Vote Up 0 Vote Down

Cancel
anandmohan over 7 years ago

HI,

Mark net issue in layout can be solved by adding the line

envSetVal ("layout" "useMarkNetWithNewChaser" 'boolean nil)

invoke this command in the CIW window.

(posting this solution so that someone may find it helpful)

Regards
Anand Mohan
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.