• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Schematic export

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 16708
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Schematic export

askar
askar over 8 years ago

Hi,

I want to export my digital design schematic in one process to another process in Cadence Virtuoso.

I export the schematic in verilog or EDIF.

When ı try to export and import the design in EDIF format the schematic is much more preserved. However I need to make changes in the EDIF file to make the import tool understand which is the equivalent cell in the final library. For example a D flip flop in the exported library will have a different equivalent in the imported library. Is there a quick way to make it automatic?

When I try to import the verilog export the schematic equivalent has different routing and symbol views and I cannot import some cells as they are because they lack of definition, they only have verilog file.

Could you please help me carry my design to another process library preserving the schematic view, symbols and connections?

Best,

HIDIR

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Doing this kind of migration via EDIF or (even worse) Verilog is a good way of losing information and complicating matters.

    I have posted some code to help with doing this kind of migration - such as in this post. However, it may be difficult if the symbols don't match.

    Probably best to talk to customer support about this so we can help assess your precise needs.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Doing this kind of migration via EDIF or (even worse) Verilog is a good way of losing information and complicating matters.

    I have posted some code to help with doing this kind of migration - such as in this post. However, it may be difficult if the symbols don't match.

    Probably best to talk to customer support about this so we can help assess your precise needs.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information