Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13265
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Invalid probe for a .measure statement where node also exist as port in one hierarchy above

roopakvasa

Hello All,

Consider the following node in a .measure statement
V(segio.segio0.controls.xcontrols_opt/RDWEN_T)

Now when
1) RDWEN_T is signal above statement works.
2) when RDWEN_T is port is gives invalide probe. when I checked out in waveform viewever this port is there one hierarchy above(same same).

So what option I should use to make simulator understand ?

Thanks.

Using spectre-xps simulator

  • Andrew Beckett
    It’s not entirely clear what you mean about when it’s a signal and when it’s a port. I would expect the syntax to be:
    V(segio.segio0.controls.xcontrols_opt.RDWEN_T)
    i.e. a dot rather than a slash. This should give the voltage on the node RDWEN_T within that specific subckt instance, whether it’s an internal signal or it’s one of the I/O of the subckt.
    Does that answer your question? If not, you’re going to have to explain it a bit more clearly.
    Regards,
    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.