Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 5566
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS shows "StampErrorMult" error

Anklon

I'm designing a current source layout in Virtuoso 6.1.6.-64b

My circuit contain mim capacitors, NWELL diffusion resistor along with 1.8V NMOS and CMOS. when I ran LVS, it provides this three error:

> n_psub_StampErrorMult

>psub_term_StampErrorMult

>psub_StampErrorMult

I dont have clear idea what this errors mena. Tried to google it, but found no useful information. I checked couple of times in my layout to find any short or floating body. I do not find any. Could you explain me about the error and possible ways to solve this.

thank you

Parents
  • Andrew Beckett

    The precise meaning will almost certainly be dependent upon the specific rule deck you're using - so contacting the foundry would be a sensible thing to do.

    However, the names suggest that it's due to multiple stamps on a p-substrate region - that usually means you have multiple connections to the substrate which are not connected in metal above - and that's not a good idea as it means you'd be drawing current through the substrate. So I'd check if you have connections to the substrate which are not also connected in metal above.

    You didn't mention which LVS tool you're using, but to be honest without knowledge of the specific rule deck you're using, nobody will be able to give you a precise answer.

    Regards,

    Andrew.

Reply
  • Andrew Beckett

    The precise meaning will almost certainly be dependent upon the specific rule deck you're using - so contacting the foundry would be a sensible thing to do.

    However, the names suggest that it's due to multiple stamps on a p-substrate region - that usually means you have multiple connections to the substrate which are not connected in metal above - and that's not a good idea as it means you'd be drawing current through the substrate. So I'd check if you have connections to the substrate which are not also connected in metal above.

    You didn't mention which LVS tool you're using, but to be honest without knowledge of the specific rule deck you're using, nobody will be able to give you a precise answer.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.