• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How is the netlisting done in ADE

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13807
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How is the netlisting done in ADE

anoopvk
anoopvk over 7 years ago

Hello All,

How is the netlisting done generally.

I want to understand for example , an ams netlist will have instantiation of components in Verilog format. From where these ports for the models are picking up.

I can see in the model files for each component there are some parameters like length , width etc. In the netlist these are passed in Verilog format while instantiating that model using "analogmodel".

Thanks in advance

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    This is a bit of an open-ended question, and it also depends on which netlister choice you’re using for AMS. For the newer UNL (Unified Netlister) it uses a combination of the Verilog netlister and the spectre netlister - and then uses an assembly process to combine (and translate) these into Verilog-AMS. In general hierarchical schematics are netlisted by using information about the pins, nets and instances in the schematic - and then the same pins are used for instances of that block. For leaf level components (i.e. stopping views), information from the CDF of that cell, notably the spectre simulation information, is used to know how to format the instance statement,

    Since you presumably have a more specific issue, it’s probably best to contact customer support so that we can have a look at your data and then give guidances as to what is going on (if there’s an actual issue).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information