• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Are inherited connections supported by layout XL

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 14597
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Are inherited connections supported by layout XL

RVERP
RVERP over 7 years ago

Hello,

I have a problem with inherited connections of the schematic. I have an inverter using an inherited connection for vdd and vss. The correct netname is assigned by setting a user property. This assigned netname however is not propagated to the layout. The CDL netlist generated from the schematic is correct, so it looks like the problem is only with XL.

In layout the generic net name is assigned to the pin (e.g. VDD_33!).

Is there something wrong wrong, or is it just not supported?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Yes, inherited connections are supported by VLS XL. The recommendation is (for inherited connections as a whole) to use "explicit" inherited connections (i.e. use pins on the schematic with netExpr on them rather than just netExpr on wires; you can still omit the pins on the symbols) as this way the pin names on the blocks are well defined.

    It's unclear to me exactly what your example looks like, so perhaps you should contact customer support?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Yes, inherited connections are supported by VLS XL. The recommendation is (for inherited connections as a whole) to use "explicit" inherited connections (i.e. use pins on the schematic with netExpr on them rather than just netExpr on wires; you can still omit the pins on the symbols) as this way the pin names on the blocks are well defined.

    It's unclear to me exactly what your example looks like, so perhaps you should contact customer support?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information