• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Back Annotation of Segmented Resistors

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13487
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Back Annotation of Segmented Resistors

snee
snee over 7 years ago

We have a situation where a single resistor device is placed in a schematic. Then in layout, the designer segmented the resistor into two series resistors. The device has a CDF parameter called "Segments" which has been set to 2.

LVS is clean and we can extract a DSPF via Cadence QRC.

When the DSPF is then ran in Specter sim, we do not get 100% back annotation because the Spice NL from the schematic does not contain the extra resistor and series Net present in the DSPF.

Has anyone ran into this issue? If so how did you resolve it without post processing the DSPF?

Shane.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Hi Shane,

    If you are simulating the DSPF by including the DSPF from the Setup->Simulation Files form, then there's no "back annotation" involved. That's the recommended route, rather than using stitching (the UI for which is under an environment variable, because it's not the preferred option). How are you including the DSPF? 

    Since DSPF includes the devices, there's really no need to do stitching; historically this was needed for FastSPICE technology because they did their partitioning using the pre-layout devices. However, Spectre/APS doesn't need this and nor does XPS.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information