• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. NC-verilog Executable blank

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 14503
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NC-verilog Executable blank

goofycat
goofycat over 7 years ago

Hi,

When working with NC-Verilog, we get “executable” blank error.

In the forum there are also post1,post2 which suggest it is related to INCISIV installation. So is it imperative to install INCISIV to run NC-Verilog simulation? Is there any other fix? 

 

G

  • Cancel
  • Saloni Chhabra
    Saloni Chhabra over 7 years ago

    Hi,

    You will need to install INCISIVE as you want to use a digital simulator.

    Regards,

    Saloni

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • goofycat
    goofycat over 7 years ago in reply to Saloni Chhabra

    thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information