• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. What's the difference between 'all' and 'allpub' in the...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 124
  • Views 8525
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What's the difference between 'all' and 'allpub' in the save options form of ADE L?

Cambridge Lv
Cambridge Lv over 7 years ago

Hi,

I need help on several questions:

1, What's the difference between 'all' and 'allpub' in the save options form of ADE L? In the Cadence Help, I see that the difference is 'Voltage from an internal node in the device model or a Verlog-A module.', so what does this exactly mean? How to check the result of this entry?

2, No matter which I choose, 'all' or 'allpub', the simulation is always running over the whole circuit, and the result would be the same, am I right?

Thanks!

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    This is a spectre choice. The "allpub" choice means all signals that are "normally useful" - so this means all voltages at all external pins of devices. When you pick "all" it adds saving of some internal nodes - so transistors may have internal nodes the other side of the drain, source, gate resistances which aren't usually that helpful. It also saves internal nodes within VerilogA modules. Usually "allpub" is sufficient.

    It does not affect what is simulated, just what signals are saved.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    This is a spectre choice. The "allpub" choice means all signals that are "normally useful" - so this means all voltages at all external pins of devices. When you pick "all" it adds saving of some internal nodes - so transistors may have internal nodes the other side of the drain, source, gate resistances which aren't usually that helpful. It also saves internal nodes within VerilogA modules. Usually "allpub" is sufficient.

    It does not affect what is simulated, just what signals are saved.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Cambridge Lv
    Cambridge Lv over 7 years ago in reply to Andrew Beckett

    Thank you for your reply.

    Cambridge

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information