Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13492
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Monte Carlo simulation results have difference even in ideal circuits

sam jiang

Hi everyone,

I'm now running an analog-to-digital converter project, all the circuits are ideal (vcvs built op-amp, switch, quantizers...) to verify the function.

So if I run MC mismatch using ADE-XL for this ideal circuits, every time I got the same waveforms and final Quantizer output code, this is what I expected.

The problem occurs when I started to put some real circuits in the schematic, for example  just an inverter in standard library (the inverter is not connected to anything, just put in the schematic),

and now for MC simulation the results are different,  some nodes' waveforms now start to have slightly difference, but I don't know where those mismatches come from.

  • Andrew Beckett

    Not really enough information to go on. I can imagine that the fact that you now have some real circuits in the design which are being varied statistically could lead to some differences in the time steps being simulated (which would affect the rest of the circuit), but without more details I don't see how anyone can help you...

    You also didn't ask a question, so not sure what you're hoping to have answered?

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.