• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Extract schematic from layout or verilog code

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 14819
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Extract schematic from layout or verilog code

Navidrezara
Navidrezara over 7 years ago

Hello,

I am a full-custom analog designer but for my project I had to design a semi-custom part. I want to do an overall LVS but I cannot make netlist. I read a lot of article and web sites to do it but it is not clear at all. My technology is UMC180nm. The standard cell are provided by Faraday and they only provides layout (not only a symbol). So I cannot make any schematics from verilog. I also tried to make a netlist from layout to make a schematic afterwards but this also did not work. Can you please help me on this issue. My deadline is very close and I do not know how to do this.

Thank you so much in advance,

Best regards,

Reza

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Hi Reza,

    You won't be able to produce a schematic of a standard cell from Verilog. You'll need a CDL or SPICE netlist - and I would expect that the standard cell provider would provide CDL netlists to allow you to LVS - it would be very strange if they didn't.

    So you should contact Faraday (or whoever provided the standard cell library) to get a CDL netlist - then you can use that for LVS.

    The alternative is to extract the devices from layout, but that's not an entirely trivial task (and involves too many questions about which tools you're using, what data is available) to reasonably answer in the forums (at least with the limited time I have this week). Far better to get the data from the provider rather than trying to reverse engineer it.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Navidrezara
    Navidrezara over 7 years ago in reply to Andrew Beckett

    Dear Andrew,

    Thank you so much for your fast reply. I will follow your guidance and I will ask europractice to provide CDL or SPICE files for me. I was thinking about making schematics for the logics that are used in the design. But if you say that it is complicated I wont go that way. Thank you a lot.

    Regards,

    Reza

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information