• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PVS LVS reporting missing pins in Layout

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 21472
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PVS LVS reporting missing pins in Layout

Waleed Mansha
Waleed Mansha over 7 years ago

I have done the layout of a cell and included all the pins that were in the schematic by using "generate selected from source" for each one of them and choosing the appropriate pin layer. The "connectivity -> check --> against source"  and "connectivity--> update --> components and nets" validates that the pins have bee placed.

DRC with PVS is clean.

Running LVS with PVS results in mismatch showing all pins are missing in layout.

  • Cancel
  • Saloni Chhabra
    Saloni Chhabra over 7 years ago

    Can you try setting 'Convert Pin' option under 'Input' section of PVS LS form as shown below (and then re-run LVS):

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Waleed Mansha
    Waleed Mansha over 7 years ago in reply to Saloni Chhabra

    I have tried that but LVS still doesn't recognize any pins.
    My pins are on metal layer with purpose"pin". Their labels are on the same metal layer with purpose "label". I have tried placing the labels on the drawing layer as well but still no luck. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Quek
    Quek over 7 years ago in reply to Waleed Mansha

    Hi Waleed

    Perhaps you can try this:

    a. Execute the following cmd in a terminal window:
    terminal> egrep "port -text_layer" /your-path/PVS_LVS.rul

    You may get something similar to this:
    port -text_layer m1_pin

    b. Now execute this:
    terminal> egrep "layer_def m1_pin" /your-path/PVS_LVS.rul

    Output may be similar to this:
    layer_def m1_pin 1087

    c. Now execute this:
    terminal> egrep "layer_map.*1087" /your-path/PVS_LVS.rul

    Output may be similar to this:
    layer_map 7 -texttype 1 1087

    You now need to know the DFII layer name and purpose of gds number 7 type 1. You can check Virtuoso gds mapping file for the info. E.g.

    Metal1 pin 7 1

    Now we know that you need to use "pin" purpose for the label. : )


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information