Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 15177
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ade explorer set instance value

rfham

hi,

i create one simulation in ade assembler, several  test for simulation, for example, i place one analoglib “port” in schematic, but different test need to set different port source type, like dc and sine, how could i to switch cross different test in ade explorer?

for PAC simulation, i need to check display small signal params and set PAC level( iknow ican set variable for this level), how can i to control check box? 

if checkbox is not cheched, and i set PAC level by variable, is this variable take effect?

thanks 

Parents
  • Andrew Beckett

    Well, one way to do this is to have a port (or vsource or isource if that's appropriate - you don't have to use "port" for RF simulations), and set it to sine all the time. Then specify the frequency as a variable and then if that variable is set to 0 for that test, then it is a DC source. If it's non-zero, then it's a sinusoidal source.

    It's perfectly OK to set the PAC magnitude even when you're not using PAC analysis. The "display small signal params" doesn't affect simulation in any way (same is true of the other "display" parameters); it just controls whether the fields are shown on the edit properties/create instance form. So you can fill in the PAC magnitude and then turn off display, and it will still use them (I wouldn't recommend this though, because it's confusing to a reader of the schematic because they can't see the hidden parameter).

    Regards,

    Andrew.

  • rfham
    in reply to Andrew Beckett

    thanks, Andrew, i am new man for ic design, finally, i simulated one single end LNA and chose the port as my source, and set the source type to sine, then 3 parameters set here, frf is working frequency, 2.4G, prf is the input power, and PAC mag is prf_pac. following is my bench for this. the result is not same as i expect. why? appreciate you comments.

  • Andrew Beckett
    in reply to rfham

    Can you find the PORT0 component in the netlist (input.scs) and paste the entire line (may be several lines) here? It doesn't look as if it is generating any small signal in the hbac.

    Regards,

    Andrew.

  • rfham
    in reply to Andrew Beckett

    Hi, Andrew, i made one mistake when i set the port, pac need hb input and the two signal should be same level, but i set the pac small signal level to another prf_pac, so the hb only sweep one signal, result is not right.

    now the setting is source type is sine and freq is frf and level set to prf, set PAC signal level is prf also, now the result is as following, so far so good, thanks Andrew, appreciate for you comments.

Reply
  • rfham
    in reply to Andrew Beckett

    Hi, Andrew, i made one mistake when i set the port, pac need hb input and the two signal should be same level, but i set the pac small signal level to another prf_pac, so the hb only sweep one signal, result is not right.

    now the setting is source type is sine and freq is frf and level set to prf, set PAC signal level is prf also, now the result is as following, so far so good, thanks Andrew, appreciate for you comments.

Children
  • Andrew Beckett
    in reply to rfham

    Was just about to point that out, but see you've spotted the error yourself.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.