• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. CDF parameters reusing default value from veriloga

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 14478
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CDF parameters reusing default value from veriloga

ernie123
ernie123 over 7 years ago

I have a veriloga model for cell 'mosfet_model', where I declared parameters such as:

parameter real w = 2u;

parameter real l = 0.5u;

Then I create a schematic cell 'inverter' which instanciates a symbol of cell 'mosfet_model' and some other components.

I can edit the parameters w and l in the Object Properties of the instance of cell 'mosfet_model' and by default, they show the same default values as in the veriloga code. But I want to make them editable by parents of the 'inverter' cell.

So I change the properties in the mosfet_model instance as: w = pPar("w") and l = pPar("l").

Then I created symbol for 'inverter' and I can see the w and l parameters in inverter object properties.

So far, so good. But is there a way for 'inverter' to also show the same default values as in the veriloga?

Right now I see blank spaces for every parameter field in inverter object properties, but I would like it to automatically fill up with w = 2u and l = 0.5u that was in the veriloga, just like it does with 'mosfet_model'.

Is that possible? I know I can edit the CDF and add the default values explicitly, but I am worried about making changes in the veriloga that will not reflect on the CDF defaults, so I think it would be preferable to have the two linked together somehow.

EDIT: My tool version is IC 6.1.5

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    There's nothing that will link the default values through the hierarchy in the way you're suggesting.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ernie123
    ernie123 over 7 years ago in reply to Andrew Beckett

    Ah that's too bad, but thank you. I will probably remove the parameters from inverter and only modify them through the veriloga in that case. In my situation I think the mosfet_model will not need to be changed a lot for different inverters, and if it does need to be changed I can create a different inverter2 cell type which uses the different model (except for w and l, the other parameters I have are physical parameters that should be intrinsic to the process). So I will keep pPar("w") and pPar("l") but keep the rest as constant in the veriloga.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information