• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. how to report net names connected to transistors for a channel...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 14146
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to report net names connected to transistors for a channel connected block

SatendraMaurya
SatendraMaurya over 7 years ago

Hi,

I was trying to see if there is a way to list out all the nets connected to a channel connected block. Say we have Nand gate deep in the hierarchy and I know what input-a is connected to but I need to know what net is connected to input-b or this Nand and also what the output driving to.

Satendra

  • Cancel
Parents
  • Marben
    Marben over 7 years ago

    Hi Satendra,

    Try this SKILL code.

    Hope this help.

    procedure(nt()

    cv = geGetEditCellView()
    netName = "input-b"
    net=dbFindNetByName(cv netName)
    when(net
    foreach(instTerm net~>instTerms
    printf("\n Pin %s of instance name %s , cellname = %s \n" instTerm~>name instTerm~>inst~>name instTerm~>inst~>cellName)
    ) ;for
    ) ;when


    ) ;proc

    Best regards,

    Marben

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Marben
    Marben over 7 years ago

    Hi Satendra,

    Try this SKILL code.

    Hope this help.

    procedure(nt()

    cv = geGetEditCellView()
    netName = "input-b"
    net=dbFindNetByName(cv netName)
    when(net
    foreach(instTerm net~>instTerms
    printf("\n Pin %s of instance name %s , cellname = %s \n" instTerm~>name instTerm~>inst~>name instTerm~>inst~>cellName)
    ) ;for
    ) ;when


    ) ;proc

    Best regards,

    Marben

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • SatendraMaurya
    SatendraMaurya over 7 years ago in reply to Marben

    Hi Marben,

    Thanks for the reply. I was wondering if this is possible using any tcl code or tool that can do it. Since I will have too many nets to extract connection info, SKILL might be too slow and interfacing it with perl might be tedious.

    Satendra

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to SatendraMaurya

    Satendra,

    I'm not sure why you think SKILL would be slow but Tcl (even assuming that such an interface existed) would be faster. SKILL is actually quite fast (it's byte code compiled) and I rather doubt Tcl (or perl) would be any quicker.

    You might be able to use the probe assistant in the schematic editor to explore connectivity but it's unclear precisely what you want to do...

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • SatendraMaurya
    SatendraMaurya over 6 years ago in reply to Marben

    Hi Marben,
    You code only gives the terminals its connected to. But for ccb, I need to traverse further down through fets until it hits gate or power or gnd.

    Satendra

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information