Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13589
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Voltus-Fi Peak static current analysis treatment of decoupling caps and inactive devices

hchan

Hi,

I have a couple of questions regarding how Voltus-FI static IR-drop analysis:

1. How does it treat decoupling caps and dummy or inactive transistors (Pmos with VDD-connected gates, Nmos with grounded gates, etc) in the design? Would it regard it as ideal open circuits with 0A current going through them, or not?

2. In IR-drop power rail analysis, we are aware that users can specify static current values for nets in the static current input file, but is there a way to specify the *ratio* of currents branching into 2 or more blocks devices?
In the Voltus-FI user manual, there is a description of the Average Static Current Analysis using the switching activity information of signal nets, and Net based average power to specify different power values for different nets. If this is the approach to take, can this method be configured through ADE Assembler GUI?

Thanks,

Henry

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.