• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Autostop AMS simulation when specific digital goes high

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 124
  • Views 13721
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Autostop AMS simulation when specific digital goes high

Nasser Arif
Nasser Arif over 6 years ago

Hi,

Is it possible to stop AMS simulation when specific signal (from RTL) goes high,

We are doing calibration of some block to get the proper code from Digital side, after calibration RTL assert "done" signal.

I saw below solution, but it is based on Analog signal.

https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000nVHHEA2&pageName=ArticleContent&sq=0050V000006m8RVQAY_201810184711482 

I am using IUS 15.20.024

Thanks,

Nasser 

  • Cancel
Parents
  • Saloni Chhabra
    Saloni Chhabra over 6 years ago

    Hi Nasser,

    There must be multiple ways of achieving this, but a simple one could be to add a conditional $finish in the RTL. Or you could insert a separate small checker module (verilog) in the setup (so you don't have to modify the RTL) where you are checking for 'done' signal to go high. The AMS simulation will stop based on whether it sees a $finish or tran stop time first. As an example:

    module checker_autostop ( );

    always @(posedge top.dig_core.done) begin
     if($realtime>0)
         $finish;
    end

    endmodule

    Regards,

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Saloni Chhabra
    Saloni Chhabra over 6 years ago

    Hi Nasser,

    There must be multiple ways of achieving this, but a simple one could be to add a conditional $finish in the RTL. Or you could insert a separate small checker module (verilog) in the setup (so you don't have to modify the RTL) where you are checking for 'done' signal to go high. The AMS simulation will stop based on whether it sees a $finish or tran stop time first. As an example:

    module checker_autostop ( );

    always @(posedge top.dig_core.done) begin
     if($realtime>0)
         $finish;
    end

    endmodule

    Regards,

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information