• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Virtuoso flatten verilog netlist generation question

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15559
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Virtuoso flatten verilog netlist generation question

Joonsoo
Joonsoo over 6 years ago

Hi,

Since some sw does not understand the bus type instance format, I would like to have a flattened Verilog netlist.

Is there an option to generate flattened verilog netlist?

(Current output)

buffer I0[1:0] ( .Z(net0_1_, net0_0_), .I(net1_1_, net1_0_));

(Desired format)

buffer I0_1_ ( .Z(net0_1_), .I(net1_1_));

buffer I0_0_ ( .Z(net0_0_), .I(net1_0_));

Regards,

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    You can add this in your .simrc (you can also type it in the CIW):

    vlogExpandIteratedInst = t

    See Efficiently handling iterated instances using the NC-Verilog OSS netlister for more details.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    You can add this in your .simrc (you can also type it in the CIW):

    vlogExpandIteratedInst = t

    See Efficiently handling iterated instances using the NC-Verilog OSS netlister for more details.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • rish87
    rish87 over 6 years ago in reply to Andrew Beckett

    Hi Andrew,

    I'm trying to generate netlist from schematics where each instances have a property "LVS Ignore" . If the value is TRUE then that instance should not come in the netlist. I tried writing hnlUserIgnoreCVList=list(list("library" "cellName")) but this will ignore all the cells which has the name cellName. Whether the instance should be there or not must depend on "LVS ignore" property.

    Can you help me on this?

    Thank you

    Harish

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to rish87

    Hi Harish,

    First of all, please read the Guidelines for the Custom IC Design Forum. This post seems to have nothing to do with the original question in the thread, and the guidelines ask you not to post on the end of old threads anyway.

    Please post a new question (i.e. a new thread), providing information about which netlister you're using, and precisely what properly you've used, as well as the software version (i.e. the things the forum guidelines ask you to do). The lvsIgnore property does not impact all netlisters, because some are not used for LVS purposes...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information