• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. how to setup and run multiple STB simulation in a single...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 17964
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to setup and run multiple STB simulation in a single state

Pic Hao
Pic Hao over 6 years ago

hi there, i had a question about STB simulation. Background is:

-- I had a switch cap integrator. 

-- the amplifier in integrator is gain boosted

-- so for STB simulation, I need to check "main loop", "p-side gain boost loop", and "n-side gain boost loop". that's say, at least 3 STB simulations

-- what I'm doing now is: run transient simulation first, and launch STB simulation at specific time by set "output --> actimes(e.g. 100uS) --> acnames (STB)"

Now it seems:

-- only 1 STB analysis can be added in adel

-- then I have to setup 3 adel states, and run transient simulation 3 times (which is a waste of time), with each simulation stopping at the same time and launch different STB analysis (for main_loop/p_boost_loop/n_boost_loop)

My question is:

-- can i add 3 STB analysis in adel simultaneously?

-- So I only need run transient 1 time, and launch 3 STB analysis one by one. 

-- Benefit is: only 1 transient is required for 3 STB analysis. save computer time.

Thanks a lot. 

  • Cancel
  • Dimitra Papazoglou
    Dimitra Papazoglou over 6 years ago

    Hi Pic Hao,

     

    Have a look into the following article:

    How to run multiple analysis of the same type using Analog Design Environment. 

    Regards,

    Dimitra

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sjwprc
    sjwprc over 6 years ago in reply to Dimitra Papazoglou

    i think the best way is using assembler/adexl, you could make more tests as you want. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information