• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. functional mismatch of pre and post layout simulation r...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14691
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

functional mismatch of pre and post layout simulation results

abhi21
abhi21 over 6 years ago

In cadence virtuoso, with scl pdk 180 nm technology, the schematic is correct  and is showing the correct pre layout simulation result using ADE L. After designing the Layout, there is no DRC error found and LVS result is also correct but the post layout simulation result I am getting is wrong ... as in pre layout simulation, the output voltage is coming out to be 1.0024V and in post layout simulation, for the same set of inputs, output is coming out to be 1.63V. Please give some solution.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    Do you really expect anyone to be able to give you a solution from the info you've provided in the question above? Please read the Guidelines for the Custom IC Design Forum. Put yourself in the shoes of the person trying to answer - have you supplied enough information that means there is a hope of being able to answer?

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    Do you really expect anyone to be able to give you a solution from the info you've provided in the question above? Please read the Guidelines for the Custom IC Design Forum. Put yourself in the shoes of the person trying to answer - have you supplied enough information that means there is a hope of being able to answer?

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information