• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. emergency help!!! logic gates

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 17926
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

emergency help!!! logic gates

hitman84
hitman84 over 6 years ago

first of all, I apologize for my poor English

I use a logic gate like or from tsmc18sc library and want to simulate it with pulse input. when I simulate it in tran mode

the output is always zero

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    The issue is almost certainly that you don't have any supplies connected. Since there are no supply pins for the OR gate, look inside at the schematic and I expect there are some global nodes for the supply and ground nets (maybe vdd! and vss! or maybe gnd! - you'll need to check). Anyway, you will need to ensure that you have a vsource (or two if the VSS connections in the OR gate are not to gnd!) set to type "dc" at the top level test bench connected to those global nets.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • hitman84
    hitman84 over 6 years ago in reply to Andrew Beckett

    Many thanks for your reply. But I can't find those nodes. When I open property window I can't find the vdd or vss. How can I set this

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to hitman84

    You need to descend into the schematic for the OR gate.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • hitman84
    hitman84 over 6 years ago in reply to Andrew Beckett

    really sorry to ask you again. i'm new here. how  can I descend into the schematic for a gate?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • hitman84
    hitman84 over 6 years ago

    I'm not sure that I did it correct or not but I have something like this for OR gate

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to hitman84

    You'd normally do (in IC5141 since you're using an old version), Design->Hierarchy->Descend Read and then click on the OR gate. Pick the "schematic" view from the cyclic list, and then OK. 

    Your picture doesn't show me how it's connected - there's a net called "PINVDD" but it's not clear if is connected to anything. It looks as if the schematic was automatically generated from importing a SPICE netlist, but this is a bit of a guess...

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information