• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Where do I modify sheet resistance values for layout when...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15057
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Where do I modify sheet resistance values for layout when running Assura LVS ?

spaceradlab
spaceradlab over 6 years ago

My layout was created using a PDK.  I'm running Assura LVS and seeing parameter mismatches.  I'd like to modify the sheet resistance for various layers (hi-res, poly resistor etc.) of my layout design to see the impact on the extracted component values.    Where are the layer properties located ?  How do I change them ?

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    The Assura extract rules (often called extract.rul but that depends on the PDK) will identify the resistor devices and extract the device using (probably) extractRES (could be extractDevice) - you can check for the component name as the argument to this statement. Then there will be a bunch of measureParameter and calculateParameter statements after this which would compute the extracted parameters from layout. Embedded in that would be the resistance equation (assuming resistance is extracted and not just physical dimensions) and that would almost certainly have a term which is the sheet resistance. 

    For example, this is from gpdk090:

    r=calculateParameter(((length - (0.45 * bends * width))/ width) * 400.0)

    The 400.0 would be the sheet resistance.

    That said, this is a bit of an odd thing to want to change, since it's something you have no control over in reality...

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • spaceradlab
    spaceradlab over 6 years ago in reply to Andrew Beckett

    Thank you.   I have a note from the foundry regarding the resistors I am implementing in my mixed-signal design.  Some resistors have metal buses running over them and others are completely covered .  It appears there will be an effect on the final resistance.   In some instances I am compensating for this.   I'm not quite sure the best approach.  I'd ultimately like to get a clean LVS but I need to treat some resistors differently.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to spaceradlab

    This isn't something we can safely discuss in a public forum without the danger of breaking the foundry's NDA.

    It would be better to talk to the foundry, or customer support at least rather than doing it in a public forum. Very hard to give general answers (other than what I've done so far) to a specific issue.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information