Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13651
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add parameters to VHDL module.

RFStuff

Dear All,

I have some VHDL modules. I need to use them in cadence AMS enviornmnet.

I know to use parameters in Verilog modules.

Are there any ways one can use similar kind of parameter in VHDL module so that one can change the parameters of the cells during simulation.

Kind Regards,

  • Andrew Beckett

    You define parameters in VHDL using GENERIC. I'm sure you can find countless examples on the web - e.g.

    entity comparator is

    generic (level : real := 2.5; -- threshold
    vcc : real := 5.0;
    gnd : real := 0.0);

    -- other definitions in the entity

    end comparator;

    Not entirely sure what you're asking here - if you're asking how to write stuff in VHDL, this isn't really the right forum (probably the Functional Verification or Logic Design forums would be better)

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.