• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Regarding problems with pmos characterisation

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14081
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding problems with pmos characterisation

Pawanshekar
Pawanshekar over 6 years ago

Hello, My name is Pawan Somashekar. I work as an Intern in Analog Design. I want to design an op-amp using Gm over Id method. In this case initially we have to characterise NMOS and PMOS transistors for various performance metrics like transconductance efficiency, transit frequency and so on. I  successfully characterised these for an NMOS transistors but when I'm simulating a PMOS transistor I'm encountering an error as show in the attached picture. I have tried several other ways to characterise the PMOS but I was unsuccessful. Kindly please help me. Thanks in Advance.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    Without knowledge of that particular design kit (PDK) it's hard to know. The warning above the error message is revealing though, because it suggests that the dimensions you've given for the device are out of the expected range. I wonder if it's expecting the dimensions to be given in microns rather than metres? What are the default values shown for an instance of that transistor (when you place a new instance)? There may be a scale factor applied during netlisting or in the models.

    You would be best to ask the foundry (the provider of this PDK) because it's hard to guess what might be wrong (other than my guess above).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    Without knowledge of that particular design kit (PDK) it's hard to know. The warning above the error message is revealing though, because it suggests that the dimensions you've given for the device are out of the expected range. I wonder if it's expecting the dimensions to be given in microns rather than metres? What are the default values shown for an instance of that transistor (when you place a new instance)? There may be a scale factor applied during netlisting or in the models.

    You would be best to ask the foundry (the provider of this PDK) because it's hard to guess what might be wrong (other than my guess above).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information