Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 14049
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Spectre XPS MS post-layout simulation

mustafaali

Hi, 

We are designing a custom SRAM memory array, after extracting parasitics from layout (PEX) and trying to do post-layout simulation spectre needs too much time (1000hrs) if using aps++ mode. Therefore, we thought XPS MS will be a faster option without sacrificing accuracy. We tried Spectre XPS MS with digital speed =3, and 'enable post layout optimization' option since it's a must. However, the simulator deleted 90% of extracted caps and res and some internal nodes in the custom SRAM cell.

My question is how can adjust speed/accuracy and make sure we don't lose accuracy? Also is it reliable to use such XPS MS option in post-layout?

Note, the design is almost all digital, and we operate at 200MHz frquency.

I really appreciate your help.

Regards,

Mustafa.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.