Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13607
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Virtuoso DEF import creates incorrect pathseg widths

Stevemc12

I have a DEF coming from ICC and when I import the wires do not get created at the correct widths. For instance, the DEF specifies

UNITS DISTANCE MICRONS 4000 ;

   + LAYER m2 WIDTH 104 SPACING 80

But when my design is imported all m2 paths are width 0.025um instead of 0.026um. Is this due to an override in my techfile or something? I have similar issues in other metal layers as well, and it seems to be affecting all wires. 

for technical info:

# IC Compiler II write_def
# Release : P-2019.03-SP2

VERSION 5.8 ;

Virtuoso version ICADVM18.1-64b.500.4

  • Andrew Beckett

    I think we'll need to see the DEF and the technology file for the specific case to understand what is going on here (there are too many variables otherwise that might mean that what I could test don't match what you have) - so customer support is your best avenue for that.

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.