Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 13063
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Saving terminal currents of extracted circuit breaks harmonic balance simulation

MatthewLove

I have a CMOS inverter that I've extracted to a dspf file using Calibre xACT.

When I save any of the terminal currents of the extracted block in a harmonic balance simulation, the circuit ceases to oscillate and the output is just a dc signal.

Does anyone know why this happens? The simulation completes without error and it was just luck that I noticed this was the cause. I've tried it with transient and dc simulations but they run fine.

I'm using Cadence ICADVM18.1-64b.83.

  • Andrew Beckett

    No idea. Please contact customer support as I think we'll need to see the test case.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.