Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 5004
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unable to descend into any of the views defined in the view list, 'auCdl schematic'

musabfarooq

Hi,

When performing the LVS , I am getting this error.

ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'auCdl schematic', for the
instance 'output_1_reg[0]' in cell 'New_ALU'. Either add one of these views to the library 'FINAL',
cell 'dff' or modify the view list to contain an existing view.

Following is the content of my dff cell. 

Can anybody help me in debugging this. 

  • Well, the error is fairly clear. You've got nothing to LVS against because you don't have a schematic, and  you don't have an auCdl view for it to stop at (presumably to use an external CDL netlist for the dff block).

    Whilst you could copy the symbol view to "auCdl", it may still fail unless in the CDF (Tools->CDF->Edit CDF, then pick "Base" and tell it the lib/cell name for the dff) you have the auCdl simulation information completed to tell it how to netlist an instance of the dff such that the terminal order matches an external netlist for the dff (which you'll need to be able to LVS down to transistor level).

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.