• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Stability check issue during phase starting with 0 degr...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 17943
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Stability check issue during phase starting with 0 degree

MIN KIM
MIN KIM over 5 years ago

Hi! 

I'm trying to design buffer amp for specific application, so I want to check stability such as phase margin using an instance 'iprobe'(actually it doesn't matter to use ac simulation). However, the loop gain phase plot of the circuit starts with 0 instead of 180 deg and it's unexpected plot. I think it could be related with positive feedback or multi loops, but I'm not sure about it. The transient result of the circuit works well, but I want to check the figure of phase. Could you please help me? How can I make it clear?

Thanks.

  • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 5 years ago

    You are giving very little detail, so it's hard to guess the cause for this behavior in your case. A plot of the loop gain results and the schematics would certainly help. You can take a look at https://designers-guide.org/forum/YaBB.pl?num=1294178255; this thread covers one possible reason for such a behavior.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • MIN KIM
    MIN KIM over 5 years ago in reply to Frank Wiedmann

    Thank you for your answer. Actually I think it's similar with my case, but I can't find vprobe in cadence. Then it's only one way to check the stability is using Nyquist stability criterion, if I want to know specific figure of phase margin? Is it right?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 5 years ago in reply to MIN KIM

    In my example circuit, Vprobe is an ideal voltage source with 0 V that is used as the probe in the stb analysis. You can also use a current probe (iprobe) for this purpose. If your results look like the ones in my example, you can probably simply ignore the behavior of the loop gain at low frequencies and calculate the phase margin in the usual way after cutting off the low-frequency results.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information