• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Does MC mismatch simulation reflect best or arbitrary layout...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 16269
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Does MC mismatch simulation reflect best or arbitrary layout ?

HoWei
HoWei over 5 years ago

Hi,

one question regarding MonteCarlo (MC) mismatch simulations is, how the simulation results are related to layout.

  1. Does the mismatch simulation reflect the case where the layout is optimized regarding mismatch (e.g. best common centroid layout approach + dummies) ? In this case, a non-optimum layout would cause more/bigger mismatch than simulated.
  2. Or does the mismatch  simulation reflect the case of arbitrary placed components all over the wafer (or over a certain layout area)? In this case, an optimized layout (centroid + dummies, etc.) would cause less mismatch than simulated.

For example, if one designs a R2R-DAC and the mismatch-simulation shows that all specifications are fulfilled.

Would a straight forward compact layout (with dummies etc.) be good enough - or does only a best-optimized common centroid layout guarantee these results ?

BR

HoWei

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Mismatch simulation actually draws no conclusion about the quality of the layout - what you are simulating is not the systematic mismatch due to poor alignment, but the residual random variation of each local device. 

    So put another way, the models are not trying to model the effects caused by good/bad layout. 

    There may then be additional mismatch caused by bad layout, but that's not what you're simulating. If that was what was going to be simulated, the foundries would have to characterise this somehow and then there would need to be a tool which tried to assess correlation based on layout position - there are no models and no tool to do that though. There are some LDE (layout dependent effects) analysis tools which can look at the layout environment and use that to capture the change in behaviour of devices due to their environment, but that's not quite what you're asking here.

    That said, running Monte Carlo with mismatch does tend (particularly if you use mismatch contribution) to give you a feel for the variability of which devices leads to the biggest variation of your output measurements which could help you assess which devices require the most care about placement.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Mismatch simulation actually draws no conclusion about the quality of the layout - what you are simulating is not the systematic mismatch due to poor alignment, but the residual random variation of each local device. 

    So put another way, the models are not trying to model the effects caused by good/bad layout. 

    There may then be additional mismatch caused by bad layout, but that's not what you're simulating. If that was what was going to be simulated, the foundries would have to characterise this somehow and then there would need to be a tool which tried to assess correlation based on layout position - there are no models and no tool to do that though. There are some LDE (layout dependent effects) analysis tools which can look at the layout environment and use that to capture the change in behaviour of devices due to their environment, but that's not quite what you're asking here.

    That said, running Monte Carlo with mismatch does tend (particularly if you use mismatch contribution) to give you a feel for the variability of which devices leads to the biggest variation of your output measurements which could help you assess which devices require the most care about placement.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • HoWei
    HoWei over 5 years ago in reply to Andrew Beckett

    Hmmm, I understand that that the simulator cannot draw any conclusion on the quality of the layout.

    Basically you are saying that some effects (LDE:  poly/doping/other gradients along the wafer) are not included in the mismatch simulation - and a care must be taken in layout to compensate these (unmodeled) effects ?

    This actually tells me, that it is always worth to do best common centroid for matching devices, because additional effect will come on top of the mismatch parameter variattion.

    Just after posting this question I found the relevant chapter in the DRM that states: "the mismatch model includes the analysis of identical devices IN CLOSE PROXIMITY".

    That tells me that the mismatch (and thus the measured results) can be worse if I do not take care about proper layout (centroid), dummies, etc. 

    Did this summary match what you wrote ?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to HoWei

    Effectively, yes. You can model some of the LDE effects by extracting relevant parameters (e.g. LOD, stress parameters such as SA, SB etc, well proximity effects) but this is not really anything to do with the mismatch simulation. The foundry document you found is effectively saying the same thing - that the model is just capturing the remaining variation (the random part) after good layout practice has been taken into account (that variation would be systematic).

    So yes, what you're saying is effective the same as what I'm saying.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • HoWei
    HoWei over 5 years ago in reply to Andrew Beckett

    Perfect !

    Thanks once again !

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information